

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
29 March 2001 (29.03.2001)


PCT

(10) International Publication Number
WO 01/21865 A1

- (51) International Patent Classification⁷: C30B 33/00, 15/00, 29/06
- (21) International Application Number: PCT/US00/25524
- (22) International Filing Date:
18 September 2000 (18.09.2000)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
60/155,725 23 September 1999 (23.09.1999) US
60/175,478 11 January 2000 (11.01.2000) US
- (71) Applicant: MEMC ELECTRONIC MATERIALS, INC. [US/US]; 501 Pearl Drive, P.O. Box 8, Mail Zone MZ 33, St. Peters, MO 63376 (US).
- (72) Inventors: MULE-STAGNO, Luciano; MEMC Electronic Materials, Inc., 501 Pearl Drive, P.O. Box 8, Mail Zone MZ 33, St. Peters, MO 63376 (US). LIBBERT, Jeffrey, L.; MEMC Electronic Materials, Inc., 501 Pearl Drive, P.O. Box 8, Mail Zone MZ 33, St. Peters, MO 63376 (US). HOLZER, Joseph, C.; MEMC Electronic Materials, Inc., 501 Pearl Drive, P.O. Box 8, Mail Zone MZ 33, St. Peters, MO 63376 (US).
- (74) Agents: HEJLEK, Edward, J. et al.; Senniger, Powers, Leavitt & Roedel, One Metropolitan Square, 16th Floor, St. Louis, MO 63102 (US).
- (81) Designated States (*national*): CN, JP, KR, SG.
- (84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

[Continued on next page]

(54) Title: METHOD FOR PRODUCING CZOCHRALSKI SILICON FREE OF AGGLOMERATED SELF-INTERSTITIAL DEFECTS



(57) Abstract: A process for heat treating a silicon wafer to dissolve B-type agglomerated interstitial defects present therein. The process includes heating the silicon wafer at a temperature for a time sufficient to dissolve B-defects, the wafer being heated to said temperature at a rate sufficient to prevent B-defects from becoming stabilized such that these defects are rendered incapable of being dissolved.

WO 01/21865 A1

**Published:**

- With international search report.
- Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

METHOD FOR PRODUCING CZOCHRALSKI SILICON
FREE OF AGGLOMERATED SELF-INTERSTITIAL DEFECTS

BACKGROUND OF THE INVENTION

The present invention generally relates to the
5 preparation of semiconductor material substrates, especially
silicon wafers, which are used in the manufacture of
electronic components. More particularly, the present
invention relates to a heat treatment process for
annihilating B-type silicon self-interstitial agglomerated
10 defects in single crystal silicon.

Single crystal silicon, which is the starting material
for most processes for the fabrication of semiconductor
electronic components, is commonly prepared by the so-called
Czochralski ("Cz") method. In this method, polycrystalline
15 silicon ("polysilicon") is charged to a crucible and melted,
a seed crystal is brought into contact with the molten
silicon, and then a single crystal is grown by slow
extraction. After formation of a neck is complete, the
diameter of the crystal is enlarged by decreasing the
20 pulling rate and/or the melt temperature until the desired
or target diameter is reached. The cylindrical main body of
the crystal which has an approximately constant diameter is
then grown by controlling the pull rate and the melt
temperature while compensating for the decreasing melt
25 level. Near the end of the growth process, but before the
crucible is emptied of molten silicon, the crystal diameter
must be reduced gradually to form an end-cone. Typically,
the end-cone is formed by increasing the crystal pull rate
and heat supplied to the crucible. When the diameter
30 becomes small enough, the crystal is then separated from the
melt.

In recent years, it has been recognized that a number
of defects in single crystal silicon form in the crystal
growth chamber as the crystal cools after solidification.
35 Such defects arise, in part, due to the presence of an
excess (i.e., a concentration above the solubility limit) of

intrinsic point defects, which are known as silicon lattice vacancies and silicon self-interstitials. It is understood that the type and initial concentration of these point defects in the silicon, which become fixed at the time of solidification, are controlled by the conditions under which the single crystal silicon ingot is grown. (See, e.g., PCT/US98/07365 and PCT/US98/07304.) If the concentration of such point defects reaches a level of critical supersaturation within the single crystal silicon, and if the mobility of the point defects is sufficiently high, a reaction, or an agglomeration event, will likely occur.

Vacancy-type defects are recognized to be the origin of such observable crystal defects as D-defects, Flow Pattern Defects (FPDs), Gate Oxide Integrity (GOI) Defects, Crystal Originated Particle (COP) Defects, crystal originated Light Point Defects (LPDs), as well as certain classes of bulk defects observed by infrared light scattering techniques, such as Scanning Infrared Microscopy and Laser Scanning Tomography. Also present in regions of excess vacancies are defects which act as the nuclei for ring oxidation induced stacking faults (OISF). It is speculated that this particular defect is a high temperature nucleated oxygen agglomerate catalyzed by the presence of excess vacancies.

Defects relating to self-interstitials are less well studied, however, two types of self-interstitial defects have been observed and are commonly referred to as A-defects and B-defects (or A- and B- "swirls" or "clusters"). A-defects are larger and more easily detected by means common in the art, as compared to B-defects. A-defects are generally regarded as being low densities of interstitial-type dislocation loops or networks. Less is known about B-defects, primarily because they are much smaller in size and also because, until recently, methods for easily and reliably detecting such defects have not existed. However, at least some believe that B-defects are not dislocation loops but rather are loosely packed three-dimensional agglomerates of silicon self-interstitials and impurity

atoms of some kind. (See, e.g., F. Shimura, Semiconductor Silicon Crystal Technology, Academic Press, Inc., San Diego California (1989) at pages 282-284 and the references cited therein.)

5 Although A- and B-defects are not believed to be responsible for gate oxide integrity failures, an important wafer performance criterion, A-defects at least are widely recognized to be the cause of other types of device failures usually associated with current leakage problems. Less is
10 known about the problems associated with B-defects. However, as device technology continues to improve, thus enabling the preparation of even smaller integrated circuitry, these smaller interstitial defects will naturally become the focus of greater concern. Accordingly, a need
15 continues to exist for the means by which to prepare silicon wafers which are free of both A-type and B-type agglomerated interstitial defects.

SUMMARY OF THE INVENTION

20 Among the several objects and features of the present invention may be noted the provision of a process of annihilating B-defects from single crystal silicon; the provision of a process for producing a single crystal silicon wafer which is substantially free of B-defects; the provision of a process wherein a silicon wafer substantially
25 free of A-defects is rendered substantially free of B-defects; the provision of a single crystal silicon wafer substantially free of both A- and B-defects; and, the provision of a process for producing an ideal precipitating single crystal silicon wafer which is substantially free of
30 B-defects.

Briefly, therefore, the present invention is directed to a process for heat treating a silicon wafer to dissolve B-defects present therein. The process comprises subjecting the wafer to a B-defect dissolution heat-treatment, wherein
35 the wafer temperature is increased through a range of temperatures at which B-defects can grow and can become

stabilized, at a heating rate sufficient to prevent the
stabilization of the B-defects to a heat-treatment
temperature of at least about 1000 °C and maintaining the
wafer at the heat-treatment temperature for a time period
5 sufficient to dissolve the B-defects.

The present invention is further directed to a process
for heat-treating a single crystal silicon wafer to dissolve
B-defects and to influence the precipitation behavior of
oxygen in the wafer in a subsequent thermal processing step.
10 The process comprises subjecting the wafer to a B-defect
dissolution heat-treatment, wherein the wafer temperature is
increased through a range of temperatures at which B-defects
can grow and can become stabilized, at a heating rate
sufficient to prevent the stabilization of the B-defects to
15 a heat-treatment temperature of at least about 1000 °C.
Then maintaining the wafer at the heat-treatment temperature
for a time period sufficient to dissolve the B-defects and
controlling the cooling rate of the heat-treated wafer to
cause the formation of a vacancy concentration profile in
20 the wafer, in which the peak density is at or near the
central plane with the concentration generally decreasing in
the direction of the front surface of the wafer and the
difference in the concentration of vacancies in the front
surface and bulk layers being such that a thermal treatment
25 at a temperature in excess of 750 °C, is capable of forming
in the wafer a denuded zone in the front surface layer and
oxygen clusters or precipitates in the bulk layer with the
concentration of the oxygen clusters or precipitates in the
bulk layer being primarily dependant upon the concentration
30 of vacancies.

Other objects and features of this invention will be in
part apparent and in part pointed out hereinafter.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1a and 1b are images of a portion of a single
35 crystal silicon wafer, following copper decoration and a
defect-delineating etch as further described in detail

below, comparing a portion of the wafer having B-defects before being subjected to a heat-treatment of the present invention (FIG. 1a) to a portion the wafer after being subjected to a heat-treatment of the present invention (FIG. 1b), as discussed in Example 1.

FIGS. 2(a) through 2(l) are images of a portion of a single crystal silicon wafers that were subjected to various heat treatment conditions as described in Example 1, and subsequently subjected to a copper decoration and a defect-delineating etch as further described in detail.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

In accordance with the process of the present invention, it has been discovered that B-type agglomerated silicon self-interstitial intrinsic point defects (hereinafter B-defects) in single crystal silicon may be dissolved, or annihilated, by heat treating the silicon containing them. Without being held to any particular theory, it is generally believed that A-type agglomerated silicon self-interstitial intrinsic point defects (hereinafter A-defects) are formed when agglomerations of interstitial defects collapse to form dislocation loops or stacking faults. In contrast, B-defects are smaller in size as compared to A-defects and are generally believed to be agglomerations which have either not grown large enough or not reached a sufficient activation energy, such that dislocation loops or stacking faults are formed. As a result, B-defects may be dissolved by heating the silicon, effectively causing these defects to disassociate into independent silicon self-interstitials, the resulting silicon self-interstitials rapidly diffusing to the silicon surface. The rapid "out diffusion" of interstitials acts to lower the overall concentration of interstitials such that, upon subsequent cooling of the silicon, re-agglomeration does not occur, effectively rendering the silicon substantially free of B-defects.

The starting material for the process of the present invention may be any silicon in which B-defects are present. Typically, the starting material is a single crystal silicon wafer having a central axis, a front side and a back side which are generally perpendicular to the central axis, a circumferential edge, and a radius extending from the central axis to the circumferential edge of the wafer of at least about 25, 50, 75, 100, or 150 mm or greater, which has been sliced from a single crystal ingot grown in accordance with conventional Czochralski crystal growing methods. The wafer may be a polished silicon wafer, or alternatively, a silicon wafer which has been lapped and etched but not polished. In addition, the wafer may have different axially symmetric regions in which vacancy or self-interstitial point defects are the predominant intrinsic point defect. For example, the wafer may be self-interstitial dominated from center to edge, or it may contain a central core of vacancy dominated material surrounded by an axially symmetric ring of self-interstitial dominated material. Preferably, however, the starting material is a single crystal silicon wafer which is self-interstitial dominated from center to edge and which is substantially free of A-defects (see, e.g., PCT/US98/07365 and PCT/US98/07305, both incorporated herein by reference).

According to the present invention, a single crystal silicon wafer is subjected to a heat-treatment step in which the wafer is heated to a temperature of at least about 1000 °C for a time sufficient to dissolve B-defects, effectively rendering the wafer substantially free of such defects. However, it is to be noted that experience to-date suggests B-defects cannot be dissolved if these defects have first been subjected to a stabilizing thermal treatment. Stated another way, it is generally believed that while B-defects may be dissolved by heating the silicon which contains them, such defects may not be dissolved if they have previously been subjected to a thermal treatment wherein the silicon has been exposed to a relatively low

temperature for an extended period of time. For example, experience to-date suggests that annealing the silicon at a temperature ranging from about 500°C to less than about 1000°C for about two to about four hours or greater can
5 stabilize the B-defects, such that they are incapable of being dissolved. It is to be noted in this regard, however, that B-defects may be stabilized if exposed to temperatures less than about 500°C. However, exposure times greater than about 4 hours would be required. It is to be further noted
10 that exposure to temperatures ranging from about 900°C to about 1000 °C may result in the growth and eventual transformation of B-defects into A-defects, at which point these defects are also rendered incapable of being dissolved.

15 In view of the foregoing, B-defects are dissolved in accordance with the present process by ensuring that the silicon which contains them is heated to a temperature and for a time sufficient to dissolve these defects, while ensuring the silicon is not first exposed to conditions
20 which would result in their stabilization. More specifically, in accordance with the present process, a silicon sample is heated to a temperature in excess of about 1000°C (i.e., a temperature sufficient to dissolve B-defects), while ensuring that the rate at which the
25 silicon reaches this temperature is not such that the B-defects are effectively stabilized against dissolution in the process. Generally speaking, the silicon is heated to a temperature in excess of about 1000°C, preferably about 1100°C, more preferably about 1150°C, still more preferably
30 about 1200°C, and most preferably about 1250°C.

The silicon sample is maintained at the target temperature for a time period sufficient to dissolve B-defects which are present. Generally speaking, in a first embodiment, the sample may be heated in a rapid thermal
35 annealer for a few seconds (e.g., at least about 2, 3, 5 or more), several tens of seconds (e.g., 10, 20, 30, 40, 50 or more) or, depending upon the desired characteristics of the

wafer and the target temperature, for a period of up to about 60 seconds (which is near the limit of commercially available rapid thermal annealers). In this regard it is to be noted that longer time periods for the heat treatment
5 correspond to lower temperatures and vice versa.

Accordingly, a wafer heated to a temperature of 1000 °C will take considerably longer for the B-defects to dissolve than a wafer heated to a temperature of, for example, 1200°C.

The time and temperature combination sufficient for
10 B-defect dissolution may be determined empirically by, for example, heating a series of wafers at a given temperature for varying periods of time and then analyzing the wafers, as further described below, in order to determine if B-defects are present.

15 The temperature of the wafer is typically increased at a rate, through the range of temperatures at which stabilization of B-defects can occur, which is sufficient to avoid this stabilization; that is, the wafer is typically heated at a rate which ensures it is not exposed to a
20 temperature ranging from about 500°C to less than about 1000°C for a time period sufficient to result in the stabilization of B-defects. Accordingly, preferably the temperature is increased at a rate of at least about 5°C/second, more preferably at least about 10°C/second, still
25 more preferably at least about 15°C/second, still more preferably at least about 20°C/second, and most preferably at least about 25°C/second.

The heat treatment may be carried out in any of a number of commercially available rapid thermal annealing
30 ("RTA") furnaces in which wafers are individually heated by banks of high power lamps. RTA furnaces are capable of rapidly heating a silicon wafer, e.g., they are capable of heating a wafer from room temperature to 1200 °C in a few seconds. One such commercially available RTA furnace is the
35 model 610 furnace available from AG Associates (Mountain View, CA).

In a second embodiment of the present invention, an ideal precipitating wafer which is substantially free from B-defects is produced. More specifically, an ideal precipitating wafer which is substantially free of B-defects
5 may be prepared using the ideal precipitating wafer process process, as disclosed in U.S. Patent No. 5,994,761 (incorporated herein by reference), that process being modified in that, during the wafer heat-treatment step (i.e., step S₂ of embodiment one, for example), the wafer is
10 heated to a temperature and for a time sufficient to dissolve B-defects as described above. More specifically, in the second embodiment of the present invention, the wafer is heat treated in accordance with the first embodiment wherein the increase in temperature through the temperature
15 at which B-defects become stabilized is sufficient to reach the temperature at which B-defects begin to dissolve prior to the B-defects becoming stabilized. After holding the wafer at or above the temperature of dissolution for a time period sufficient to dissolve the B-defects as described in
20 the first embodiment, the wafer is then cooled in accordance with the ideal precipitating wafer process as described in U.S. Patent No. 5,994,761, wherein the cooling rate is controlled, such that the resulting wafer is an ideal precipitating wafer that is substantially free of B-defects.
25 It is to be noted that while control of the cooling rate is a factor in obtaining an ideal precipitating wafer, it is not narrowly critical for purposes of obtaining a wafer substantially free of B-defects. Stated another way, the cooling rate after B-defect dissolution is not narrowly
30 critical to the present invention because, due to the high rate of diffusivity of self-interstitials, these intrinsic point defects will diffuse to the surface before the wafer can cool enough to cause defect agglomeration and precipitation to occur.
35 It is to be further noted that czochralski-grown silicon typically has an oxygen concentration within the range of about 5×10^{17} to about 9×10^{17} atoms/cm³ (ASTM

standard F-121-83). Experimental evidence to date suggests that an oxygen concentration falling within the range attainable by the Czochralski process does not effect the annihilation of B-defects. Furthermore, because the oxygen
5 precipitation behavior of the wafer becomes essentially decoupled from the oxygen concentration in the ideal precipitating wafer, the starting wafer may have an oxygen concentration falling anywhere within or even outside the range attainable by the Czochralski process, when the ideal
10 precipitating wafer process is employed.

Substitutional carbon, when present as an impurity in single crystal silicon, has the ability to catalyze the formation of oxygen precipitate nucleation centers. For this and other reasons, therefore, it is preferred that the
15 single crystal silicon starting material have a low concentration of carbon. That is, the single crystal silicon should have a concentration of carbon which is less than about 5×10^{16} atoms/cm³, preferably which is less than 1×10^{16} atoms/cm³, and more preferably less than 5×10^{15}
20 atoms/cm³. While the carbon concentrations listed herein are desirable for producing ideal precipitating wafers, it should be noted that the carbon concentration may exceed these levels without adversely affecting the annihilation of B-defects. Thus for purposes of the present invention, the
25 carbon concentration is not narrowly critical except when producing an ideal precipitating wafer.

Visual Detection of Agglomerated Interstitial Defects

Agglomerated interstitial defects may be detected by applying a quantity of a highly concentrated solution, or
30 paste, such as copper nitrate to the surface of the sample, then heating the sample at a temperature for a period of time which is sufficient to allow the metal to diffuse into the silicon matrix, then etching the sample with a non-delineating etch, rinsing the sample, and then etching the
35 surface of the sample with a defect delineating etch and finally, visually inspecting the surface of the sample for

the presence of metal decorated interstitial defects. While this method is capable of detecting both A-type and B-defects, the B-defects may be partially or completely dissolved during the initial heating step. Therefore, the sample is preferably subjected to a thermal anneal to stabilize the B-defects prior to applying the metal containing solution or paste. A more detailed description of a method by which both A-type and B-defects are detected may be found in U.S. provisional application, U.S. Serial No. 60/175,506 incorporated herein by reference.

DEFINITIONS

It is to be noted that, as used herein, the following phrases shall have the given meanings: "agglomerated intrinsic point defects" shall mean defects caused (i) by the reaction in which vacancies agglomerate or (ii) by the reaction in which self-interstitials agglomerate; "agglomerated vacancy defects" shall mean agglomerated vacancy point defects caused by the reaction in which crystal lattice vacancies agglomerate, examples include D-defects, flow pattern defects, gate oxide integrity defects, crystal originated particle defects, and crystal originated light point defects; "agglomerated interstitial defects" shall mean agglomerated intrinsic point defects caused by the reaction in which silicon self-interstitial atoms agglomerate to form A-defects (including dislocation loops and networks) and B-defects; "B-defects" shall mean agglomerated interstitial defects which are smaller than A-defect and which are capable of being dissolved if subjected to a heat treatment as further described herein; "radius" shall mean the distance measured from a central axis to a circumferential edge of a single crystal silicon sample, such as a wafer, or an ingot slug or slab; "substantially free of agglomerated intrinsic point defects" shall mean a concentration of agglomerated defects which is less than the detection limit of these defects, which is currently about 10^4 defects/cm³; "vacancy dominated" and

"self-interstitial dominated" shall mean material in which the intrinsic point defects are predominantly vacancies or self-interstitials, respectively; and, "visual detection of agglomerated intrinsic point defects," as well as variations thereof, shall refer to the detection of such defects using the naked eye under ordinary incandescent or fluorescent light sources, or optionally collimated or other enhanced light sources, and without the use of any instrumentation which would otherwise aid in defect detection or result in defect magnification, such as optical or infrared microscopy, X-ray diffraction, or laser scattering.

EXAMPLES

The following examples set forth one set of conditions that may be used to achieve the desired result. Accordingly, these examples should not be interpreted in a limiting sense.

Example 1

A silicon single crystal ingot was pulled by the Czochralski method. The ingot was then sliced and polished to form silicon wafers. Wafers throughout a section of the crystal, which had received a 5 second, 950 °C rapid thermal process (hereinafter RTP) heat treatment were confirmed to contain B-defects using the B-defect delineating test discussed earlier.

A wafer from the ingot was separated into two sections after which one section was subjected to a B-defect annihilation process, wherein the section was heated to a temperature of about 1250 °C at a rate of about 25 °C, and maintained at that temperature for a hold time of about 10 seconds whereas the other section was not subjected to a B-defect annihilation process. Both sections were then treated with the B-defect delineating test discussed earlier and a digital image was taken of each delineated section. As shown in Figure 1, the wafer section subjected to the annihilation process (i.e. the section on the right in

Figure 1) is substantially free of B-defects whereas the section of a wafer that was not subjected to the B-defect annihilation process (i.e., the section on the left in Figure 1) contains B-defects, which appear as white dots in the center of the wafer.

Additional wafers, wafers 1 through 12 in Table 1, from the same section of the crystal were then treated with various heat treatment processes wherein each wafer was heated at a rate of approximately 25 °C/min to a target temperature and for a specified period of time as described in Table 1.

TABLE 1

Wafer No.	Heat Treatment Target Temperature(°C) / Hold Time(sec)	Ambient	Comment	B-defect Present (Y/N)
1	1000/300	Ar plus 500ppm O ₂		Y
2	1100/15	Ar plus 500ppm O ₂		Y
3	1100/60	Ar plus 500ppm O ₂		Y (very few)
4	1250/10	Ar plus 500ppm O ₂	10C/s Rampdown	Indeterminate
5	1150/60	Ar plus 500ppm O ₂		N
6	1200/60	Ar plus 500ppm O ₂		N
7	1175/60	Ar plus 500ppm O ₂		N
8	1250/10	Ar plus 500ppm O ₂	5C/s Rampdown	N
9	1250/10	O ₂	10C/s Rampdown	N
10	1250/10	O ₂	10C/s Rampdown	N
11	1250/10	Ar plus 500ppm O ₂		N
12	1250/10	Ar plus 500ppm O ₂		N

The wafers were then cooled to room temperature. Significantly, after being heated to a target temperature of 1000 °C for 5 minutes, wafer 1 shows a significant number of B-defects; when heated to 1100 °C for 15 seconds, wafer 2 shows considerably less B-defects; and when heated to 1100 °C for 60 seconds, wafer 3 shows almost no B-defects. (See Figure 2.) Thus, as demonstrated by wafers 1 through 3, as the target temperature is increased to above 1100 °C, the B-defects are significantly reduced, and given a sufficient

hold time, are almost completely eliminated. Additionally, as shown in wafers 5 through 12, the B-defects may be annihilated when heated to temperatures above 1150, 1175, 1200 and 1250 and held for time periods ranging from about 10 to about 60 seconds. (See Table 1 and Figures 2(e) through 2(l).)

Wafer 4 was treated according to an ideal precipitating wafer process wherein the temperature was increased at a rate of about 25 °C/min, the target temperature was about 1250 °C, the hold time was about 10 seconds, and the cool down rate was about 10 °C/min. While wafer 4 shows a significant number of white dots when subjected to the copper decoration method as shown in Figure 2(d), it is believed that the ideal precipitation sites were decorated by the copper decoration method and appear as white dots, such that even though the B-defects were annihilated in the process, the image of wafer 4 still shows white dots across the surface of the wafer. To support this assumption, wafers 8 through 12 were subjected to the same temperature and hold time as wafer 4, however either the ambient or the cool down rate was varied such that the ideal precipitation sites were not formed. Wafers 8 through 12 show that B-defects are annihilated when a wafer is heated at a rate of about 25 °C/min to a temperature of about 1250 °C and held there for about 10 seconds, thus supporting the assumption that the white dots shown in wafer 4 are actually decorated ideal precipitation sites.

In view of the above, it will be seen that the several objects of the invention are achieved. As various changes could be made in the above-described process without departing from the scope of the invention, it is intended that all matters contained in the above description be interpreted as illustrative and not in a limiting sense. In addition, when introducing elements of the present invention or the preferred embodiment(s) thereof, the articles "a," "an," "the" and "said" are intended to mean that there are one or more of the elements. The terms "comprising,"

"including" and "having" are intended to be inclusive and mean that there may be additional elements other than the listed elements.

We claim:

1. A process for heat treating a silicon wafer containing B-defects to dissolve B-defects in the silicon wafer, the process comprising:
 - heating the wafer to a heat-treatment temperature
5 sufficient to dissolve B-defects, such that as part of the heating step, the wafer temperature is increased through a range of temperatures at which B-defects can grow and can become stabilized, at a heating rate sufficient to prevent the stabilization of the B-defects; and,
10 maintaining the wafer at the heat-treatment temperature for a time period sufficient to dissolve the B-defects.
2. The process of claim 1 wherein the heat-treatment temperature is at least about 1000 °C.
3. The process of claim 2 wherein the time period is at least about 2 seconds.
4. The process of claim 2 wherein the time period is at least about 15 seconds.
5. The process of claim 2 wherein the time period is at least about 30 seconds.
6. The process of claim 1 wherein the heat-treatment temperature is at least about 1100 °C.
7. The process of claim 6 wherein the time period is at least about 2 seconds.
8. The process of claim 6 wherein the time period is at least about 15 seconds.

9. The process of claim 6 wherein the time period is at least about 30 seconds.
10. The process of claim 1 wherein the heat-treatment temperature is at least about 1200 °C.
11. The process of claim 10 wherein the time period is at least about 2 seconds.
12. The process of claim 10 wherein the time period is at least about 15 seconds.
13. The process of claim 10 wherein the time period is at least about 30 seconds.
14. The process of claim 1 wherein the heat-treatment temperature is at least about 1250 °C.
15. The process of claim 14 wherein the time period is at least about 2 seconds.
16. The process of claim 14 wherein the time period is at least about 5 seconds.
17. The process of claim 14 wherein the time period is at least about 15 seconds.
18. The process of claim 14 wherein the time period is at least about 30 seconds.
19. The process of claim 1 wherein range of temperatures at which B-defects can grow and can become stabilized is at least about 500 °C to about 1000 °C.
20. The process of claim 19 wherein the heating rate is at least about 5 °C per second.

21. The process of claim 19 wherein the heating rate is at least about 15 °C per second.

22. The process of claim 19 wherein the heating rate is at least about 25 °C per second.

23. The process of claim 1 wherein range of temperatures at which B-defects can grow and can become stabilized is at least about 900 °C to about 1000 °C.

24. The process of claim 23 wherein the heating rate is at least about 5 °C per second.

25. The process of claim 23 wherein the heating rate is at least about 15 °C per second.

26. The process of claim 23 wherein the heating rate is at least about 25 °C per second.

27. The process of claim 1 wherein the time period is at least about 2 seconds.

28. The process of claim 1 wherein the time period is at least about 5 seconds.

29. The process of claim 1 wherein the time period is at least about 10 seconds.

30. The process of claim 1 wherein the time period is at least about 20 seconds.

31. The process of claim 1 wherein the time period is at least about 40 seconds.

32. A process for heat-treating a single crystal silicon wafer having B-defects to dissolve the B-defects and to influence the precipitation behavior of oxygen in the wafer in a subsequent thermal processing step, the silicon wafer and having a front surface, a back surface, a central plane between the front and back surfaces, a front surface layer which comprises the region of the wafer between the front surface and a distance, D, measured from the front surface and toward the central plane, and a bulk layer which comprises the region of the wafer between the central plane and front surface layer, the process comprising the steps of:

heating the wafer having B-defects to a heat-treatment temperature of at least about 1150 °C to dissolve the B-defects and to form crystal lattice vacancies in the surface and bulk layers, such that as part of the heating step, the wafer temperature is increased through a range of temperatures at which B-defects can grow and can become stabilized, at a heating rate sufficient to prevent the stabilization of the B-defects;

maintaining the wafer at the heat-treatment temperature for a time period sufficient to dissolve the B-defects; and, controlling the cooling rate of the heat-treated wafer to cause the formation of a vacancy concentration profile in the wafer, in which the peak density is at or near the central plane with the concentration generally decreasing in the direction of the front surface of the wafer and the difference in the concentration of vacancies in the front surface and bulk layers being such that a thermal treatment at a temperature in excess of 750 °C, is capable of forming in the wafer a denuded zone in the front surface layer and oxygen clusters or precipitates in the bulk layer with the concentration of the oxygen clusters or precipitates in the bulk layer being primarily dependant upon the concentration of vacancies.

33. The process of claim 32 wherein the heat-treatment temperature is at least about 1200 °C.

34. The process of claim 33 wherein the time period is at least about 2 seconds.

35. The process of claim 33 wherein the time period is at least about 15 seconds.

36. The process of claim 33 wherein the time period is at least about 30 seconds.

37. The process of claim 32 wherein the heat-treatment temperature is at least about 1250 °C.

38. The process of claim 37 wherein the time period is at least about 2 seconds.

39. The process of claim 37 wherein the time period is at least about 15 seconds.

40. The process of claim 37 wherein the time period is at least about 30 seconds.

41. The process of claim 32 wherein range of temperatures range of temperatures at which B-defects can grow and can become stabilized is at least about 500 °C to about 1000 °C.

42. The process of claim 41 wherein the heating rate is at least about 5 °C per second.

43. The process of claim 41 wherein the heating rate is at least about 15 °C per second.

44. The process of claim 41 wherein the heating rate is at least about 25 °C per second.

45. The process of claim 32 wherein range of temperatures range of temperatures at which B-defects can grow and can become stabilized is at least about 900 °C to about 1000 °C.

46. The process of claim 45 wherein the heating rate is at least about 5 °C per second.

47. The process of claim 45 wherein the heating rate is at least about 15 °C per second.

48. The process of claim 45 wherein the heating rate is at least about 25 °C per second.

49. The process of claim 32 wherein the time period is at least about 2 seconds.

50. The process of claim 32 wherein the time period is at least about 5 seconds.

51. The process of claim 32 wherein the time period is at least about 10 seconds.

52. The process of claim 32 wherein the time period is at least about 40 seconds or greater.

53. The process of claim 32 wherein the cooling rate is at least about 20 °C per second through the temperature range at which crystal lattice vacancies are relatively mobile in silicon.

54. The process of claim 32 wherein the cooling rate is at least about 50 °C per second through the temperature range at which crystal lattice vacancies are relatively mobile in silicon.

55. The process of claim 32 wherein the cooling rate is at least about 100 °C per second through the temperature range at which crystal lattice vacancies are relatively mobile in silicon.

1/4


FIG. 1A

No Heat Treat
+ B-defect test



FIG. 1B

1250C, 10s
+ B-defect test



2/4

FIG. 2B




FIG. 2D




FIG. 2A





FIG. 2C



3/4

FIG. 2F

1200C, 60s




FIG. 2H

1250C, 10s



FIG. 2E

1150C, 60s





FIG. 2G

1175C, 60s



4/4

FIG. 2J




FIG. 2L





FIG. 2I



FIG. 2K



INTERNATIONAL SEARCH REPORT

International Application No.

PCT/US 00/25524

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 C30B33/00 C30B15/00 C30B29/06

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 C30B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

PAJ, WPI Data, EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WIJARANAKULA W ET AL: "EFFECT OF HIGH-TEMPERATURE ANNEALING ON THE DISSOLUTION OF THE D-DEFECTS IN N-TYPE CZOCHRALSKI SILICON" APPLIED PHYSICS LETTERS, US, AMERICAN INSTITUTE OF PHYSICS. NEW YORK, vol. 64, no. 8, 21 February 1994 (1994-02-21), pages 1030-1032, XP000425895 ISSN: 0003-6951 the whole document	1, 32
A	WO 98 45508 A (MEMC ELECTRONIC MATERIALS) 15 October 1998 (1998-10-15) cited in the application page 26, line 11 -page 27, line 13 --- -/--	32

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

G document member of the same patent family

Date of the actual completion of the international search

8 January 2001

Date of mailing of the international search report

19/01/2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patco, 1202
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo
Fax: (+31-70) 340-3016

Authorized officer

Cook, S

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 00/25524

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PUZANOVK N I ET AL: "Modelling microdefect distribution in dislocation-free Si crystals grown from the melt" JOURNAL OF CRYSTAL GROWTH, NL, NORTH-HOLLAND PUBLISHING CO. AMSTERDAM, vol. 178, no. 4, 1 July 1997 (1997-07-01), pages 468-478, XP004087506 ISSN: 0022-0248 ---	
A	DE KOCK: "The elimination of vacancy cluster formation in dislocation free silicon crystals" JOURNAL OF THE ELECTROCHEMICAL SOCIETY., vol. 118, no. 11, November 1971 (1971-11), pages 1851-1856, XP002155302 ELECTROCHEMICAL SOCIETY. MANCHESTER, NEW HAMPSHIRE., US ISSN: 0013-4651 -----	

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 00/25524

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 9845508 A	15-10-1998	CN 1255169 T	31-05-2000
		CN 1256723 T	14-06-2000
		CN 1257556 T	21-06-2000
		CN 1261928 T	02-08-2000
		EP 0973962 A	26-01-2000
		EP 0973963 A	26-01-2000
		EP 0972094 A	19-01-2000
		EP 0973964 A	26-01-2000
		JP 2000513696 T	17-10-2000
		US 5919302 A	06-07-1999
		WO 9845507 A	15-10-1998
		WO 9845509 A	15-10-1998
		WO 9845510 A	15-10-1998